Search Results - (( gate extraction process algorithm ) OR ( java implication based algorithm ))

  • Showing 1 - 7 results of 7
Refine Results
  1. 1

    Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing by Ch'ng, Heng Sun

    Published 2007
    “…This thesis proposes a graph processing hardware accelerator for shortest path algorithms applied in nanometer VLSI interconnect routing problems. …”
    Get full text
    Get full text
    Get full text
    Thesis
  2. 2

    Quantum Processing Framework And Hybrid Algorithms For Routing Problems by Soltan Aghaei, Mohammad Reza

    Published 2010
    “…A typical component in QPU is a quantum device that runs quantum algorithms; namely Quantum Algorithm Processing Unit (QAPU). …”
    Get full text
    Get full text
    Thesis
  3. 3
  4. 4
  5. 5

    Magnetic resonance imaging sense reconstruction system using FPGA / Muhammad Faisal Siddiqui by Muhammad Faisal , Siddiqui

    Published 2016
    “…This thesis aimed to investigate and develop a novel parameterized architecture design for SENSE algorithm. The proposed design is implemented on Field Programmable Gate Arrays (FPGAs) platform, which can provide real-time SENSE reconstruction right on the receiver coil data acquisition system with no need to transfer data to the MRI server. …”
    Get full text
    Get full text
    Get full text
    Thesis
  6. 6
  7. 7

    Enhancing land cover classification in remote sensing imagery using an optimal deep learning model by Motwake, Abdelwahed, Hassan Abdalla Hashim, Aisha, Obayya, Marwa, Eltahir, Majdy M.

    Published 2023
    “…The ISCSODL-LCC technique utilizes advanced machine learning methods by employing the Squeeze-Excitation ResNet (SE-ResNet) model for feature extraction and the Stacked Gated Recurrent Unit (SGRU) mechanism for land cover classification. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Get full text
    Article