Search Results - (( evolution estimation sensor algorithm ) OR ( parallel implementation path algorithm ))

  • Showing 1 - 16 results of 16
Refine Results
  1. 1
  2. 2

    Solving traveling salesman problem on cluster compute nodes by I.A., Aziz, Haron, N., Mehat, M., Jung, L.T., Mustapa, A.N., Akir, E.A.P.

    Published 2009
    “…In this paper, we present a parallel implementation of a solution for the Traveling Salesman Problem (TSP). …”
    Get full text
    Get full text
    Article
  3. 3

    High-Speed shortest path co-processor design by Idris, Mohd Yamani Idna, Abu Bakar, Suraya, Tamil, Emran Mohd, Razak, Zaidi, Noor, Noorzaily Mohamed

    Published 2009
    “…Shortest path algorithms are significant in graph theory and have been applied in many applications such as transportation and networking. …”
    Get full text
    Get full text
    Conference or Workshop Item
  4. 4

    Development of an automatics parallel parking system for nonholonomic mobile robot by Mohd Fairuz , Abdollah, Syed Najib , Syed Salim, Irma Wani , Jamaludin, Muhammad Nizam , Kamarudin

    Published 2011
    “…The configuration of the system consists of ultrasonic sensor, rotary encoder, controller, and actuators. The path planning algorithm is developed based on the data acquired from the sensor. …”
    Get full text
    Get full text
    Conference or Workshop Item
  5. 5

    OPTIMAL DATAPATH DESIGN FOR A CRYPTOGRAPHIC PROCESSOR: THE BLOWFISH ALGORITHM by Zain Ali, Noohul Basheer, Noras, James

    Published 2001
    “…An 8-bit parallel data-path gives the best performance, mapping into 4 independent 8-bit modules, with a throughput at least 4 times greater than with 32-bit hardware. …”
    Get full text
    Get full text
    Article
  6. 6

    An improved gbln-pso algorithm for indoor localization problem in wireless sensor network by Muhammad Shahkhir, Mozamir

    Published 2022
    “…Wireless Sensor Network (WSN) has become an important field of research. …”
    Get full text
    Get full text
    Thesis
  7. 7

    A novel large-bit-size architecture and microarchitecture for the implementation of Superscalar Pipeline VLIW microprocessors by Lee, Weng Fook

    Published 2008
    “…An adder algorithm using repetitive constructs in a parallel algorithm that allows for efficient and optimal synthesis for large data bus size is proposed as a suitable implementation for the adder within the ALU. …”
    Get full text
    Thesis
  8. 8

    A test case generation framework based on UML statechart diagram by Salman, Yasir Dawood

    Published 2018
    “…Current studies also hardly address loops and parallel paths issues, and achieved low coverage criteria. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Thesis
  9. 9

    A new parameterized architectural design for SENSE reconstruction by Siddiqui, M.F., Reza, A.W., Kanesan, J., Omer, H.

    Published 2014
    “…Complex multiplier, divider and complex matrix multiplier modules are designed to implement the algorithm. Furthermore, the variable data bus widths are used in the data path of the architecture, which leads to reduce the hardware cost and silicon area. …”
    Get full text
    Get full text
    Conference or Workshop Item
  10. 10

    Class binarization with self-adaptive algorithm to improve human activity recognition by Zainudin, Muhammad Noorazlan Shah

    Published 2018
    “…Therefore, feature selection using Relief-f with self-adaptive Differential Evolution (rsaDE) algorithm is proposed to select the most significant features. …”
    Get full text
    Get full text
    Thesis
  11. 11

    Vibration-based structural damage detection and system identification using wavelet multiresolution analysis / Seyed Alireza Ravanfar by Seyed Alireza, Ravanfar

    Published 2017
    “…Therefore, a new reference-free damage detection algorithm is proposed. The RWPE measurements of different sensor-to-sensor pairs are applied for defining the reference-free damage index (RDI) of each sensor location. …”
    Get full text
    Get full text
    Get full text
    Thesis
  12. 12

    Restoration planning strategy of transmission system based on optimal energizing time of sectionalizing islands / Dian Najihah Abu Talib by Dian Najihah , Abu Talib

    Published 2019
    “…Parallel processing is implemented together with the proposed strategy to minimize the program running time. …”
    Get full text
    Get full text
    Get full text
    Thesis
  13. 13

    Gripping controller design for a one-degree-of-freedom robotic hand model based on slip detection by Al-Shanoon, Abdulrahman Abdulkareem Sattoori

    Published 2016
    “…Repetitive and maintenance tasks are achieved with high accuracy when robotic hands are used. Consequently, the evolution of robotic hands is necessary to cover a wide range of tasks and by adding sensors, the grasping force can be measured and detected when the object slips. …”
    Get full text
    Get full text
    Thesis
  14. 14

    Detection of black hole nodes in mobile ad hoc network using hybrid trustworthiness and energy consumption techniques by Mustafa, Ahmed Sudad

    Published 2017
    “…In this thesis, a hybrid detection algorithm mechanism has been proposed which combines two detection algorithms based on nodes’ trustworthiness and energy consumption in a parallel manner in order to detect the black hole nodes. …”
    Get full text
    Get full text
    Get full text
    Thesis
  15. 15

    Magnetic resonance imaging sense reconstruction system using FPGA / Muhammad Faisal Siddiqui by Muhammad Faisal , Siddiqui

    Published 2016
    “…Parallel imaging is a robust method for accelerating the data acquisition in Magnetic Resonance Imaging (MRI). …”
    Get full text
    Get full text
    Get full text
    Thesis
  16. 16

    Online teleoperation of writing manipulator through graphics processing unit based accelerated stereo vision by Abu Raid, Fadi Imad Osman

    Published 2021
    “…These algorithms are then parallelized using Compute Unified Device Architecture CUDA C language to run on Graphics Processing Unit GPU for hardware acceleration. …”
    Get full text
    Get full text
    Thesis