Search Results - (( development programmes drops algorithm ) OR ( java waste optimization algorithm ))
Search alternatives:
- development programmes »
- waste optimization »
- programmes drops »
- java »
-
1
Embedded system for indoor guidance parking with Dijkstra’s algorithm and ant colony optimization
Published 2019“…This study proposes a car parking management system which applies Dijkstra’s algorithm, Ant Colony Optimization (ACO) and Binary Search Tree (BST) in structuring a guidance system for indoor parking. …”
Get full text
Get full text
Thesis -
2
Improving Class Timetabling using Genetic Algorithm
Published 2006“…We have targeted the research on class timetabling problem. Hence, Genetic Algorithm (GA) is used as one of the most popular optimization solutions. …”
Get full text
Get full text
Get full text
Thesis -
3
SG-PBFS : Shortest Gap-Priority Based Fair Scheduling technique for job scheduling in cloud environment
Published 2024“…Firstly, a Priority-Based Fair Scheduling (PBFS) algorithm has been introduced to schedule jobs so that jobs can access the required resources at optimal times. …”
Get full text
Get full text
Get full text
Get full text
Article -
4
An Efficient Energy Aware Adaptive System-On-Chip Architecture For Real-Time Video Analytics
Published 2016“…A Performance model for Zynq is developed using analytical method and used in hardware/software codesign to facilitate algorithms mapping to hardware. …”
Get full text
Get full text
Thesis -
5
Evolutionary cost-cognizant regression test case prioritization for object-oriented programs
Published 2019“…Re-execution of all test cases can be expensive as there might be wasting resources, could be costly and time consuming. …”
Get full text
Get full text
Thesis -
6
Minimization of torque ripple and flux droop using optimal DTC switching and sector rotation strategy
Published 2022“…MATLAB/Simulink software is used to simulate the proposed strategies while a complete setup system consists of a DS1104 digital signal processor (DSP)-board (to implement the DTC algorithm), Field-programmable Gate Arrays (FPGA) (to implement the blanking circuit), two-level and five-level (CHB) inverter circuit, gate driver circuit, and a 1.1 kW induction motor with 2 kW DC generator as a load is developed for testing and verification purpose. …”
Get full text
Get full text
Get full text
Thesis
