Search Results - (( development programmes drops algorithm ) OR ( java data compression algorithm ))
Search alternatives:
- development programmes »
- programmes drops »
- data compression »
- java »
-
1
Audio Streaming System Using Real-Time Transport Protocol Based on Java Media Framework
Published 2004“…A design proposal was outlined to provide an adaptive client/server approach to stream audio contents using Real-Time Transport Protocol (RTP) involving architecture based on the Java Media Framework (JMF) Application Programmable Interfaces (API).RTP protocol is the Internet-standard protocol for the transport of real-time data, including audio and video and can be implemented by using Java Media Framework (JMF). …”
Get full text
Get full text
Thesis -
2
Data Hiding Techniques In Digital Images
Published 2003“…After all these studies, one of the algorithms in the masking technique is developed and implemented using JAVA program to embed message into true color image with a good quality and higher capacity. …”
Get full text
Get full text
Thesis -
3
SecPath: Energy efficient path reconstruction in wireless sensor network using iterative smoothing
Published 2019“…To achieve energy efficiency, it compresses the packet information by using GZIP tools in JAVA. …”
Get full text
Get full text
Thesis -
4
Energy efficient path reconstruction in wireless sensor network using iPath
Published 2019“…To achieve energy efficiency, it compresses the packet information by using GZIP tools in JAVA. …”
Get full text
Get full text
Get full text
Article -
5
An Efficient Energy Aware Adaptive System-On-Chip Architecture For Real-Time Video Analytics
Published 2016“…A Performance model for Zynq is developed using analytical method and used in hardware/software codesign to facilitate algorithms mapping to hardware. …”
Get full text
Get full text
Thesis -
6
Minimization of torque ripple and flux droop using optimal DTC switching and sector rotation strategy
Published 2022“…MATLAB/Simulink software is used to simulate the proposed strategies while a complete setup system consists of a DS1104 digital signal processor (DSP)-board (to implement the DTC algorithm), Field-programmable Gate Arrays (FPGA) (to implement the blanking circuit), two-level and five-level (CHB) inverter circuit, gate driver circuit, and a 1.1 kW induction motor with 2 kW DC generator as a load is developed for testing and verification purpose. …”
Get full text
Get full text
Get full text
Thesis
