Search Results - (( development programme function algorithm ) OR ( java implementation level algorithm ))
Search alternatives:
- implementation level »
- java implementation »
- function algorithm »
- level algorithm »
- programme »
-
1
AUTOMATED MODEL GENERATION OF FSM AND NUSMV MODEL FROM RSA JAVA SOURCE CODE FOR MODEL CHECKING
Published 2021“…The encryption algorithms are playing an important part in the protection level for data. …”
Get full text
Get full text
Thesis -
2
Implementation of (AES) Advanced Encryption Standard algorithm in communication application
Published 2014“…Internet communication has become more common in this modern world recently, and one of the important algorithms used is ABS algorithm. However, most of the users have inadequate knowledge and understanding regard to this algorithm implementation in the communication field, as well as the level of security and accuracy will be questioned by the users because of the necessary to maintain the confidentiality of particular data transferred. …”
Get full text
Get full text
Undergraduates Project Papers -
3
Implementation of locust inspired scheduling algorithm with huge number of servers for energy efficiency in a cloud datacenter
Published 2019“…It does not consider the LACE algorithm implemented in huge number of server in one Cloud datacenter. …”
Get full text
Get full text
Thesis -
4
A Model for Evaluation of Cryptography Algorithm on UUM Portal
Published 2004“…Level one is the development of userID and password, level two involve the insertion of the testing parameter speed coding. …”
Get full text
Get full text
Get full text
Thesis -
5
Comparison of Search Algorithms in Javanese-Indonesian Dictionary Application
Published 2020“…Performance Testing is used to test the performance of algorithm implementations in applications. The test results show that the Boyer Moore and Knuth Morris Pratt algorithms have an accuracy rate of 100%, and the Horspool algorithm 85.3%. …”
Get full text
Get full text
Journal -
6
An improved RSA cryptosystem based on thread and CRT / Saheed Yakub Kayode and Gbolagade Kazeem Alagbe
Published 2017“…We use a parallel technique that divides RSA power process into seperate threads and employs the use of Chinese Remainder Theorem (CRT) to decrease the time required for both encryption and decryption operation. Java programming language is used to implement the algorithm. …”
Get full text
Get full text
Get full text
Article -
7
Design and Implementation of Data-at-Rest Encryption for Hadoop
Published 2017“…Therefore, the AES encryption algorithm has been implemented in HDFS to ensure the security of data stored in HDFS. …”
Get full text
Get full text
Conference or Workshop Item -
8
Design and Implementation of Data-at-Rest Encryption for Hadoop
Published 2017“…Therefore, the AES encryption algorithm has been implemented in HDFS to ensure the security of data stored in HDFS. …”
Get full text
Get full text
Conference or Workshop Item -
9
RISC-V instruction set extension on blockchain application
Published 2024“…This would greatly shorten the instructions used by the algorithms and improved the execution time of the programmes. …”
Get full text
Get full text
Final Year Project / Dissertation / Thesis -
10
-
11
IMAGE PROCESSING ALGORITHMS ON FPGA
Published 2007“…The objective of this project is to construct a real time hardware image processing system which based on Field Programmable Gate Array (FPGA). The chosen image processing algorithms are implemented on two systems which are Color Filtering System and Edge Detection System. …”
Get full text
Get full text
Final Year Project -
12
Implementation of Color Filtering on FPGA
Published 2007“…The objective of this paper is to construct a real time hardware image processing system on Field Programmable Gate Array (FPGA). The chosen image processing algorithm is a single Color Filtering algorithm. …”
Get full text
Get full text
Conference or Workshop Item -
13
Developed method of FPGA-based fuzzy logic controller design with the aid of conventional PID algorithm
Published 2009“…This paper proposes developed method to design a digital fuzzy logic controller with the aid of conventional Proportional – integral – derivative (PID) controller using field programmable gate array (FPGA). …”
Get full text
Get full text
Get full text
Article -
14
Collaborative-based web recommender system for community-driven homestay programmes
Published 2017“…All these operations are carried out simultaneously to boost the functions of the CBWR system. Hence, this research contributes to the development of a specific unique web database and a CBWR system, which is adopted from collaborative algorithm. …”
Get full text
Get full text
Get full text
Get full text
Thesis -
15
Design of a floating point unit for 32-bit 5 stage pipeline processor
Published 2020“…The development project will start by studying the algorithm of addition on floating point numbers. …”
Get full text
Get full text
Final Year Project / Dissertation / Thesis -
16
Secure E-Voting With Blind Signature
Published 2003“…In this system, voter’s privacy is guaranteed by using a blind signature for confidentiality and voter’s digital signature for voter’s authentication. E-Voting is implemented by employing Java socket technology and BouncyCastle cryptography provider. …”
Get full text
Get full text
Conference or Workshop Item -
17
Design and implementation of multimedia digital matrix system
Published 2005“…Due to the issues of signal integrity in high-speed digital design, a new adaptive channel synchronization algorithm has been developed. The algorithm, named as hybrid-reset algorithm utilizes the nature of asynchronous reset to compensate the drawback of synchronous counter for phase detection. …”
Get full text
Get full text
Conference or Workshop Item -
18
Web based clustering tool using K-MEAN++ algorithm / Muhammad Nur Syazwanie Aznan
Published 2019“…Which is why this project objective is to develop a web based clustering tool using K-MEAN++ algorithm. …”
Get full text
Get full text
Thesis -
19
Implementation of color filtering on FPGA
Published 2007“…The objective of this paper is to construct a real time hardware image processing system on Field Programmable Gate Array (FPGA). The chosen image processing algorithm is a single Color Filtering algorithm. …”
Get full text
Get full text
Get full text
Conference or Workshop Item -
20
