Search Results - (( development programme ep algorithm ) OR ( java application optimisation algorithm ))
Search alternatives:
- application optimisation »
- optimisation algorithm »
- java application »
- programme ep »
- ep algorithm »
-
1
Study and Implementation of Data Mining in Urban Gardening
Published 2019“…The system is essentially a three-part development, utilising Android, Java Servlets, and Arduino platforms to create an optimised and automated urban-gardening system. …”
Get full text
Get full text
Get full text
Article -
2
VHDL modeling of EMG signal classification using artificial neural network
Published 2012“…VHDL (Very High Speed Integrated Circuit Hardware Description Language) has been used to model the algorithm implemented into the target device FPGA (Field Programmable Gate Array). …”
Get full text
Get full text
Article -
3
A step towards the development of VHDL model for ANN based EMG signal classifier
Published 2012“…VHDL (Very High Speed Integrated Circuit Hardware Description Language) has been used to model the algorithm and which can be implemented into the target device FPGA (Field Programmable Gate Array). …”
Get full text
Get full text
Get full text
Proceeding Paper -
4
Hardware Implementation Of Rc4a Stream Cipher Algorithm
Published 2007“…For hardware implementation of the design, an Altera Field Programmable Gate Array (FPGA) device, EP20K200EFC484-2X from APEX family, APEX 20KE, has been used. …”
Get full text
Get full text
Thesis -
5
Web-based expert system for material selection of natural fiber- reinforced polymer composites
Published 2015“…Finally, the developed expert system was deployed over the internet with central interactive interface from the server as a web-based application. As Java is platform independent and easy to be deployed in web based application and accessible through the World Wide Web (www), this expert system can be one stop application for materials selection.…”
Get full text
Get full text
Thesis -
6
VHDL Modelling of FECG Extraction from the Composite Abdominal ECG using Artificial Intelligence
Published 2009“…The purpose of this paper is to model the developed algorithms on FECG signal extraction using VHDL (very high speed integrated circuit hardware description language) for FPGA (field programmable gate array) implementation from the abdominal ECG signal using neural network approach is to provide efficient and effective ways of separating FECG signal and its nature. …”
Get full text
Get full text
Get full text
Proceeding Paper
