Search Results - (( development programme encryption algorithm ) OR ( java evaluation modified algorithm ))
Search alternatives:
- evaluation modified »
- java evaluation »
- programme »
-
1
Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
Published 2006“…The proposed AES Crypto-Processor accelerates the AES algorithm in reconfigurable Field Programmable Gate Arrays (FPGA). …”
Get full text
Get full text
Thesis -
2
Enhancing performance of XTS cryptography mode of operation using parallel design
Published 2009“…Performance evaluation shows that XTS exhibits faster speed when an RC6 encryption algorithm is used, compared to other encryption algorithms such as AES and Twofish. …”
Get full text
Get full text
Thesis -
3
Design and Implementation of Advanced Encryption Standard Using Verilog HDL
Published 2020“…The focus of this paper is to match with the existing cryptography algorithm, 128-bit Advanced Encryption Algorithm and improving the processing speed for the design with hardware implementation. …”
Get full text
Get full text
Get full text
Get full text
Article -
4
Design and implementation of advanced encryption standard using verilog HDL
Published 2022“…The focus of this paper is to match with the existing cryptography algorithm, 128-bit Advanced Encryption Algorithm and improving the processing speed for the design with hardware implementation. …”
Get full text
Get full text
Get full text
Get full text
Conference or Workshop Item -
5
-
6
Cryptographic protection of block-oriented storage devices using AES-XTS in FPGA
Published 2013“…Also the parallel AES-XTS encryption and decryption design were used to develop integrated chip of AES-XTS on FPGA. …”
Get full text
Get full text
Thesis -
7
Implementation of High Speed Large Integer Multiplication Algorithm on Contemporary Architecture
Published 2018“…CPU implementations are becoming less efficient in handling the computation of crypto algorithms. Hence, other contemporary processor architectures such as GPU and FPGA have become popular alternative to speed up the computation in recent years.This dissertation first discusses several existing large integer multiplication algorithms and reviews different methods used to implement thediscussed algorithms done by other researchers in both Graphic Processing Unit (GPU) and Field Programmable Gate Array (FPGA).Compared to GPU, FPGA offered more low level design and development to the implementation. …”
Get full text
Get full text
Final Year Project / Dissertation / Thesis -
8
A framework of test case prioritisation in regression testing using particle swarm-artificial bee colony algorithm
Published 2024“…This research employed a modified version of the Design Science Research Methodology (DSRM), streamlined into five stages: problem identification, theoretical study, framework development, evaluation, and reporting. …”
Get full text
Get full text
Get full text
Get full text
Thesis -
9
An ensemble learning method for spam email detection system based on metaheuristic algorithms
Published 2015“…In order to address the challenges that mentioned above in this study, in the first phase, a novel architecture based on ensemble feature selection techniques include Modified Binary Bat Algorithm (NBBA), Binary Quantum Particle Swarm Optimization (QBPSO) Algorithm and Binary Quantum Gravita tional Search Algorithm (QBGSA) is hybridized with the Multi-layer Perceptron (MLP) classifier in order to select relevant feature subsets and improve classification accuracy. …”
Get full text
Get full text
Thesis -
10
Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design
Published 2024“…It was successfully developed using Verilog Hardware Description Language (HDL) code with the implementation of a Field Programmable Gate Array (FPGA) device using the Altera Quartus II Computer-Aided Design (CAD) tool to enhance the maximum frequency of the design. …”
Get full text
Get full text
Get full text
Article -
11
Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design
Published 2024“…It was successfully developed using Verilog Hardware Description Language (HDL) code with the implementation of a Field Programmable Gate Array (FPGA) device using the Altera Quartus II Computer-Aided Design (CAD) tool to enhance the maximum frequency of the design. …”
Get full text
Get full text
Get full text
Get full text
Article -
12
Enhancing obfuscation technique for protecting source code against software reverse engineering
Published 2019“…There is also a need to develop a tool that contains the three approaches where the developer can customize the protection of the source code.…”
Get full text
Get full text
Thesis -
13
Challenges of hidden data in the unused area two within executable files
Published 2009“…Problem statement: The executable files are one of the most important files in operating systems and in most systems designed by developers (programmers/software engineers), and then hiding information in these file is the basic goal for this study, because most users of any system cannot alter or modify the content of these files. …”
Get full text
Get full text
Get full text
Article -
14
Fuzzy-based multi-agent approach for reliability assessment and improvement of power system protection
Published 2015“…The second agent is a reliability evaluation agent that uses a recursive algorithm to predict the suitability generator based on the frequency and duration reliability indices in each state while the third agent is the storage and transfer of data between the other two agents. …”
Get full text
Get full text
Thesis -
15
Evolutionary cost-cognizant regression test case prioritization for object-oriented programs
Published 2019“…Afterward evolutionary algorithm (EA) was employed to prioritize test cases based on the rate severity of fault detection per unit test cost. …”
Get full text
Get full text
Thesis