Search Results - (( development programme drops algorithm ) OR ( java optimization learning algorithm ))

  • Showing 1 - 5 results of 5
Refine Results
  1. 1

    An ensemble learning method for spam email detection system based on metaheuristic algorithms by Behjat, Amir Rajabi

    Published 2015
    “…Feature subset selection and classifier ensemble learning are familiar techniques with high ability to optimize above problems. …”
    Get full text
    Get full text
    Thesis
  2. 2

    Features selection for intrusion detection system using hybridize PSO-SVM by Tabaan, Alaa Abdulrahman

    Published 2016
    “…Features selection process can be considered a problem of global combinatorial optimization in machine learning. Genetic algorithm GA had been adopted to perform features selection method; however, this method could not deliver an acceptable detection rate, lower accuracy, and higher false alarm rates. …”
    Get full text
    Get full text
    Thesis
  3. 3

    An Efficient Energy Aware Adaptive System-On-Chip Architecture For Real-Time Video Analytics by Ahmed, Hisham Ahmed Ali

    Published 2016
    “…A Performance model for Zynq is developed using analytical method and used in hardware/software codesign to facilitate algorithms mapping to hardware. …”
    Get full text
    Get full text
    Thesis
  4. 4

    Anfis Modelling On Diabetic Ketoacidosis For Unrestricted Food Intake Conditions by Saraswati, Galuh Wilujeng

    Published 2017
    “…The project has also implemented the optimization process onto the proposed ANFIS model through the hybrid of Genetic Algorithm on the fuzzy membership function of the ANFIS model. …”
    Get full text
    Get full text
    Get full text
    Get full text
    Thesis
  5. 5

    Minimization of torque ripple and flux droop using optimal DTC switching and sector rotation strategy by Ahmad Tarusan, Siti Azura

    Published 2022
    “…MATLAB/Simulink software is used to simulate the proposed strategies while a complete setup system consists of a DS1104 digital signal processor (DSP)-board (to implement the DTC algorithm), Field-programmable Gate Arrays (FPGA) (to implement the blanking circuit), two-level and five-level (CHB) inverter circuit, gate driver circuit, and a 1.1 kW induction motor with 2 kW DC generator as a load is developed for testing and verification purpose. …”
    Get full text
    Get full text
    Get full text
    Thesis