Search Results - (( development programme acs algorithm ) OR ( java data virtualization algorithm ))

  • Showing 1 - 10 results of 10
Refine Results
  1. 1
  2. 2

    CPLD based controller for single phase inverters by Saiman, Suhaimi

    Published 2007
    “…The involved software, hardware, and suitable algorithm to implement and generate the PWM are developed in details. …”
    Get full text
    Get full text
    Thesis
  3. 3

    CPLD based controller for single phase inverters by Saiman, Suhaimi

    Published 2007
    “…The involved software, hardware, and suitable algorithm to implement and generate the PWM are developed in details. …”
    Get full text
    Get full text
    Thesis
  4. 4
  5. 5

    Mathematical simulation for 3-dimensional temperature visualization on open source-based grid computing platform by Alias, Norma, Satam, Noriza, Abd. Ghaffar, Zarith Safiza, Darwis, Roziha, Hamzah, Norhafiza, Islam, Md. Rajibul

    Published 2009
    “…The development of this architecture is based on several programming language as it involves algorithm implementation on C, parallelization using Parallel Virtual Machine (PVM) and Java for web services development. …”
    Get full text
    Get full text
    Get full text
    Conference or Workshop Item
  6. 6

    SIMULATION AND ANALYSIS OF HARMONIC DETECTION AND MITIGATION SYSTEM USING ACTIVE FILTER by MIZA, BELIA

    Published 2019
    “…Other than that, the objective is also to design and develop the harmonic detection system for power quality of AC power system. …”
    Get full text
    Get full text
    Get full text
    Final Year Project Report / IMRAD
  7. 7
  8. 8
  9. 9
  10. 10

    Minimization of torque ripple and flux droop using optimal DTC switching and sector rotation strategy by Ahmad Tarusan, Siti Azura

    Published 2022
    “…MATLAB/Simulink software is used to simulate the proposed strategies while a complete setup system consists of a DS1104 digital signal processor (DSP)-board (to implement the DTC algorithm), Field-programmable Gate Arrays (FPGA) (to implement the blanking circuit), two-level and five-level (CHB) inverter circuit, gate driver circuit, and a 1.1 kW induction motor with 2 kW DC generator as a load is developed for testing and verification purpose. …”
    Get full text
    Get full text
    Get full text
    Thesis