Search Results - (( developing function max algorithm ) OR ( code application designing algorithm ))
Search alternatives:
- application designing »
- developing function »
- designing algorithm »
- code application »
- max algorithm »
- function max »
-
1
Development of low power viterbi decoder on complex programmable logic device platform
Published 2018“…Consequently, the number of logic gates and the total power consumption of the STTC Viterbi decoder can be reduced by using the new algorithms. The proposed algorithms have been designed and implemented by using MATLAB, Altera Quartus 2 and Altera MAX V CPLD board. …”
Get full text
Get full text
Get full text
Thesis -
2
Effective downlink resource management for wimax networks
Published 2018“…Our EDRM framework involves three functions: Class-Based Scheduling (CBS) algorithm, Dynamic Bandwidth Allocation (DBA) scheme and Link Session Management (LSM) policy. …”
Get full text
Get full text
Thesis -
3
Automatic marking system for programming subject
Published 2023“…This project is a web application designed for lecturer that teaching programming subject to automatically mark programming algorithm exercise. …”
Get full text
Get full text
Final Year Project / Dissertation / Thesis -
4
Designing and Developing an Intelligent Congkak
Published 2011“…and “Can Min-Max algorithm (MM) be speeded up by using NN as a forward-pruning method?”. …”
Get full text
Get full text
Get full text
Thesis -
5
-
6
Adaptive resource allocation algorithms with QoS support in OFDMA-based WiMAX networks
Published 2014“…The aim of this thesis is to develop a fair and effi- cient packet scheduling and adaptive multiuser frequency-time domain resources allocation algorithms to support QoS for a diverse service class in OFDMA based IEEE 802.16 network. …”
Get full text
Get full text
Thesis -
7
Development of a hybrid dynamic fuzzy encoder and decoder model for colour QR code
Published 2022“…A new colour QR code algorithm known as a Fuzzy QR code (FQR code) was proposed to solve the problems faced by current colour QR codes. …”
Get full text
Get full text
Thesis -
8
Design And Implementation Of Low Passband Ripple Digital Down Converter Filter For Software Defined Radio Transceiver
Published 2011“…The proposed DDC filters incorporate of Remez algorithm and Mini-max algorithm to reduce the error rate in the filter response. …”
Get full text
Get full text
Thesis -
9
-
10
Design Of FPGA-Based Encryption Chipusing Blowfish Algorithm
Published 2006Get full text
Get full text
Monograph -
11
-
12
A study on channel coding for 5G / Xu Wei
Published 2019Get full text
Get full text
Get full text
Thesis -
13
Enhanced algorithms for three-dimensional object interpreter
Published 2004Get full text
Get full text
Get full text
Thesis -
14
-
15
New Fast Block Matching Algorithm Using New Hybrid Search Pattern And Strategy To Improve Motion Estimation Process In Video Coding Technique
Published 2016“…Up until today, video compression algorithm has been applied in various video applications ranging from video conferencing to video telephony. …”
Get full text
Get full text
Get full text
Get full text
Thesis -
16
Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design
Published 2024“…This article analyses a fast implementation of the Hash-based Message Authentication Code (HMAC), which uses its algorithm to ensure the validity and integrity of data to optimise hardware efficiency and design efficacy using the SHA-256 algorithm. …”
Get full text
Get full text
Get full text
Article -
17
Towards Maximising Hardware Resources and Design Efficiency via High-Speed Implementation of HMAC based on SHA-256 Design
Published 2024“…This article analyses a fast implementation of the Hash-based Message Authentication Code (HMAC), which uses its algorithm to ensure the validity and integrity of data to optimise hardware efficiency and design efficacy using the SHA-256 algorithm. …”
Get full text
Get full text
Get full text
Get full text
Article -
18
MBIST implementation and evaluation in FPGA based on low-complexity March algorithms
Published 2024“…They were implemented in the Intel Max 10 DE10-Lite FPGA Development Board. A test generator was built in FPGA, as an alternative to the external tester, to provide test vectors required in initiating the test on the memory model using the implemented MBIST. …”
Get full text
Get full text
Get full text
Article -
19
Another perspective in generating and using gray code word
Published 2007Get full text
Get full text
Get full text
Article -
20
