Search Results - (( developing a (processor OR processes) algorithm ) OR ( java implication based algorithm ))
Search alternatives:
-
1
An improvement on the valiantbrebner hypercube data broadcasting technique / Nasaruddin Zenon
Published 1990“…The writer tries to improve this algorithm because it is the only known algorithm for the hypercube machine that has the probability of more than i (log n) processors will simultaneously try to transmit a message through a given processor decreases exponentially with i. …”
Get full text
Get full text
Article -
2
Hybrid scheduling and dual queue scheduling
Published 2009“…Many algorithms have been developed for the CPU scheduling of a modern multiprogramming operating system. …”
Get full text
Get full text
Conference or Workshop Item -
3
A mixed integer linear programming model for real-time task scheduling in multiprocessor computer system
Published 2012“…The advent of multi-processor systems offers a more efficient way of processing multimedia data in real-time.With the development of appropriate scheduling algorithm, another challenge is the mode of assigning tasks in multi-processor systems.This calls for the use of an appropriate mathematical model that will take cognizance of the nature of variables involved.In this research work, a Mixed Integer Linear Programming Model (MILP) was developed to assign tasks in a multiprocessor system.The MILP model was used to assign tasks to multi-processor systems ranging between 5 and 10 homogeneous processors.The result of the simulation runs shows that with the appropriate scheduling algorithm, a high success rate ratio and guaranteed number of deadlines met could be achieved.…”
Get full text
Get full text
Get full text
Article -
4
'Cruise-and-Collect' algorithm for an ARM-based autonomous robot
Published 2012“…It is hoped that the development and design process exposed in this research will be benefitted for researchers who are interested in the area of prototype development and robot design, especially via the ARM7TDMI processor platform.…”
Get full text
Get full text
Get full text
Conference or Workshop Item -
5
An embedded processing of differential pulse voltammetry (DPV) data using ARM processor (LPC1768)
Published 2015“…This paper reports an embedded system design of a digital signal processing (DSP) unit for an In-situ analyzing of electrochemical data obtained by differential pulse voltammetry (DPV) from a three-electrode cell. …”
Get full text
Get full text
Conference or Workshop Item -
6
Peningkatan halaju suapan maksimum penginterpolasi CNC dedenyut rujukan menggunakan pengaturcaraan selari
Published 2011“…In the recent years, the computer industry has changed a lot in term of hardware development. Multi-core processors were introduced whereby a single computer has two processors working on it and contain multiple logical processors in a single package. …”
Get full text
Get full text
Thesis -
7
Hybrid scheduling and dual queue scheduling
Published 2009“…Many algorithms have been developed for the CPU scheduling of a modern multiprogramming operating system. …”
Get full text
Get full text
Get full text
Conference or Workshop Item -
8
Quantum Processing Framework And Hybrid Algorithms For Routing Problems
Published 2010“…A typical component in QPU is a quantum device that runs quantum algorithms; namely Quantum Algorithm Processing Unit (QAPU). …”
Get full text
Get full text
Thesis -
9
Implementation and Optimization of Human Tracking System Using ARM Embedded Platform
Published 2012“…The algorithms are benchmarked on the Intel platform processor and BeagleBoard xM baed on low-power Texas Intruments (TI) DM3730 ARM processor. …”
Get full text
Get full text
Conference or Workshop Item -
10
Literature Survey On Stereo Vision Disparity Map Algorithms
Published 2016“…To assist future researchers in developing their own stereo matching algorithms, a summary of the existing algorithms developed for every stage of processing is also provided. …”
Get full text
Get full text
Get full text
Article -
11
-
12
Design of a floating point unit for 32-bit 5 stage pipeline processor
Published 2020“…Also, a dedicated register file is developed for FPU to store 32-bits or 64- bits of data. …”
Get full text
Get full text
Final Year Project / Dissertation / Thesis -
13
Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
Published 2006“…The advances in reconfigurable hardware create the possibility of developing a microchip with application-specific processors. …”
Get full text
Get full text
Thesis -
14
A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
Published 2006“…Embedded C language codes are then written to test the functionality of the RSA co-processor on hardware. Upon verification, a demonstration application prototype that performs RSA encryption and decryption is developed using Visual Basic 6.0. …”
Get full text
Get full text
Thesis -
15
Fetal R-Wave detection in the ambulatory monitoring of maternal abdominal signal
Published 1995“…An algorithm for the real-time measurement of the fetal and maternal RR intervals from a single-lead abdominal signal has been developed on a low power TMS32010 digital signal processor development system. …”
Get full text
Get full text
Article -
16
Fpga-Based Accelerator For The Identification Of Finger Vein Pattern Via K-Nearest Centroid Neighbors
Published 2016“…The challenge of finger vein recognition in becoming mainstream biometric technology is the processing time of recognition. As almost all finger vein recognition algorithms were implemented using software such as MATLAB which is based on general-purpose processor, the processing speed become the bottleneck of the development of finger vein recognition. …”
Get full text
Get full text
Thesis -
17
Design of a reconfigurable computing platform
Published 2023“…This paper describes a design of a reconfigurable computing platform (RCP) based on the Intel Xeon general purpose processor and the Nallatech BenNUEY-PCI-4E field programmable gate array (FPGA) motherboard. …”
Conference paper -
18
-
19
Cache replacement algorithm using hierarchical allocation scheduling
Published 2014“…A cache management or also known as a cache replacement policy is a mechanism to manage the process of selecting, keeping, replacing, or evicting the instruction inside cache memory. …”
Get full text
Get full text
Thesis -
20
Evaluation of reference signal estimation techniques for the control of shunt active power filter
Published 2023Conference paper
