Search Results - (( developing _ bit algorithm ) OR ( java visualization using algorithm ))

Search alternatives:

Refine Results
  1. 1
    A performance analysis of association rule mining algorithms

    A performance analysis of association rule mining algorithms by Fageeri, S.O., Ahmad, R., Alhussian, H.

    Published 2016
    “…In this paper, we evaluate the performance of association rule mining algorithms in-terms of execution times and memory usage using the CPU profiler of Java VisualVM. …”
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  2. 2
    Performance evaluation of real-time multiprocessor scheduling algorithms

    Performance evaluation of real-time multiprocessor scheduling algorithms by Alhussian, H., Zakaria, N., Abdulkadir, S.J., Fageeri, S.O.

    Published 2016
    “…We hyave used the CPU profiler of Oracle JavaTM VisualVM to monitor the execution of LRE-TL as well as USG algorithms. …”
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  3. 3
    Visdom: Smart guide robot for visually impaired people

    Visdom: Smart guide robot for visually impaired people by Lee, Zhen Ting

    Published 2025
    “…An Android mobile application, developed using Java and the java.net.Socket library, provides an intuitive and accessible user interface for seamless interaction with the robot. …”
    Get full text
    Get full text
    Final Year Project / Dissertation / Thesis
    Save to List
    Saved in:
  4. 4
    Web-based RIG performance reporting system using interactive visualization techniques / Amir Hambaly Nasaruddin

    Web-based RIG performance reporting system using interactive visualization techniques / Amir Hambaly Nasaruddin by Nasaruddin, Amir Hambaly

    Published 2019
    “…D3.js is used as a technology to visualize the result in interactive form or dynamic visualization which is a JavaScript library and Python is a language to program the system. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  5. 5
    VHDL implementation of DES algorithm / Emmanvel Kajan Mering

    VHDL implementation of DES algorithm / Emmanvel Kajan Mering by Emmanvel, Kajan Mering

    Published 2004
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  6. 6
    Enhanced bibliographic data retrieval and visualization using query optimization and spectral centrality measure

    Enhanced bibliographic data retrieval and visualization using query optimization and spectral centrality measure by Ramasamy, Chitra, Zolkepli, Maslina

    Published 2019
    “…This study proposing an enhance bibliographic data retrieval and visualization using hybrid clustering method consists of K-harmonic mean (KHM) and Spectral Algorithm and eigenvector centrality measure. …”
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  7. 7
    Dynamic Feedback Flow Control Algorithms for Unicast and Multicast Available Bit Rate Service in Asynchronous Transfer Mode Networks

    Dynamic Feedback Flow Control Algorithms for Unicast and Multicast Available Bit Rate Service in Asynchronous Transfer Mode Networks by Abdelrahman, Ali Mohamed

    Published 2000
    “…It provides several service categories including constant bit rate (CBR), variable bit rate (VBR), available bit rate (ABR), and unspecified bit rate (UBR) service. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  8. 8
    Design Of Robot Motion Planning Algorithm For Wall Following Robot

    Design Of Robot Motion Planning Algorithm For Wall Following Robot by Ali Hassan, Muhamad Khairul

    Published 2006
    “…Algorithms are developed for a simulated mobile robot that uses an array of range finders for navigation. …”
    Get full text
    Get full text
    Monograph
    Save to List
    Saved in:
  9. 9
    Optimization of Digital Electronic Circuit Structure Design Using Genetic Algorithm

    Optimization of Digital Electronic Circuit Structure Design Using Genetic Algorithm by Chong, Kok Hen

    Published 2008
    “…A number of experiments are implemented to design 3-bit, 4-bit, 5-bit and 6-bit circuits. The results show that the proposed method is able to produce the optimized circuit with lesser number of gates compared to the conventional methods. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  10. 10
    16 bits x 16 bits booth multiplier using VHDL

    16 bits x 16 bits booth multiplier using VHDL by Muhammad Syafiq, Norashid

    Published 2008
    “…The designed digital system will receive two 16 bits input and processes it to create a 32 bits output with the value of the multiplied inputs data value. …”
    Get full text
    Get full text
    Undergraduates Project Papers
    Save to List
    Saved in:
  11. 11
    A new 128-bit block cipher

    A new 128-bit block cipher by Mohd Ali, Fakariah Hani

    Published 2009
    “…The existence of this new 128-bit block cipher algorithm will increase the protection of the national information infrastructure and also will contribute as an alternative to other cryptographic algorithms in security in the computing industry.…”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  12. 12
    Mathematical simulation for 3-dimensional temperature visualization on open source-based grid computing platform

    Mathematical simulation for 3-dimensional temperature visualization on open source-based grid computing platform by Alias, Norma, Satam, Noriza, Abd. Ghaffar, Zarith Safiza, Darwis, Roziha, Hamzah, Norhafiza, Islam, Md. Rajibul

    Published 2009
    “…The development of this architecture is based on several programming language as it involves algorithm implementation on C, parallelization using Parallel Virtual Machine (PVM) and Java for web services development. …”
    Get full text
    Get full text
    Get full text
    Conference or Workshop Item
    Save to List
    Saved in:
  13. 13
    Implementation of High Speed Large Integer Multiplication Algorithm on Contemporary Architecture

    Implementation of High Speed Large Integer Multiplication Algorithm on Contemporary Architecture by Chang, Boon Chiao

    Published 2018
    “…To achieve certain level of security, Public Key Cryptography algorithm is performed on large integer that is more than 64-bit, typical bit size supported by conventional Central Processing Unit (CPU) (e.g. 512-bit for Elliptic Curve Cryptography (ECC), 2048-bit for Rivest-Shamir-Adleman (RSA) and million bits for Fully Homomorphic Encryption (FHE)). …”
    Get full text
    Get full text
    Final Year Project / Dissertation / Thesis
    Save to List
    Saved in:
  14. 14
    A Study And Development Of Digital Control Technique For Power Factor Correction Using Pre-Calculated Algorithm With A Low Cost 8-Bit Microcontroller

    A Study And Development Of Digital Control Technique For Power Factor Correction Using Pre-Calculated Algorithm With A Low Cost 8-Bit Microcontroller by Liau , Wei Chun

    Published 2013
    “…A prototype of boost power factor correction controlled by an 8-bit microcontroller development board was set up to implement the proposed technique. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  15. 15
    Analysis of parabolic antennas for radio telescopes and the development of encryption methods for radio astronomical images

    Analysis of parabolic antennas for radio telescopes and the development of encryption methods for radio astronomical images by Ting, Kung Chuang

    Published 2022
    “…The results showed that this algorithm has better performance compared to other recently developed algorithms. …”
    Get full text
    Get full text
    Final Year Project / Dissertation / Thesis
    Save to List
    Saved in:
  16. 16
    Instruction Set Extension Of A Low-End Reconfigurable Microcontroller In Bit-Sorting Implementation

    Instruction Set Extension Of A Low-End Reconfigurable Microcontroller In Bit-Sorting Implementation by Salim, Sani Irwan, Soo, Yew Guan, Samsudin, Sharatul Izah

    Published 2018
    “…It was found that the ISA extension from 12-bit to 16-bit has produced a faster execution time with fewer resource utilization when implementing the bit-sorting algorithm. …”
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  17. 17
    Design of a floating point unit for 32-bit 5 stage pipeline processor

    Design of a floating point unit for 32-bit 5 stage pipeline processor by Low, Wai Hau

    Published 2020
    “…Also, a dedicated register file is developed for FPU to store 32-bits or 64- bits of data. …”
    Get full text
    Get full text
    Final Year Project / Dissertation / Thesis
    Save to List
    Saved in:
  18. 18
    Steganography based on utilizing more surrounding pixels

    Steganography based on utilizing more surrounding pixels by Afrakhteh, Masoud

    Published 2010
    “…The purpose of this study is to investigate the application of least significant bit insertion method (LSB) in concealing a definite amount of message bits inside a typical media such as an 8-bit gray-scale image and develop an alternative model structure selection algorithm based on considering more surrounding pixels in order to compute the best capacity value for each target pixel. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  19. 19
    A novel embedding method to increase capacity and robustness of low-bit encoding audio steganography technique using noise gate software logic algorithm

    A novel embedding method to increase capacity and robustness of low-bit encoding audio steganography technique using noise gate software logic algorithm by Ahmed, M.A., Kiah, M.L.M., Zaidan, B.B., Zaidan, A.A.

    Published 2010
    “…First, objective test showed the algorithm succeeds in this task, while increasing SNR values of our algorithm comparing to SNR values obtained by standard LSB embedding in the 8th bits LSB layer and the comparison of the histogram audio excerpts has proved this also. …”
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  20. 20
    Dynamic force-directed graph with weighted nodes for scholar network visualization

    Dynamic force-directed graph with weighted nodes for scholar network visualization by Mohd. Aris, Khalid Al-Walid, Ramasamy, Chitra, Mohd Aris, Teh Noranis, Zolkepli, Maslina

    Published 2022
    “…The approach is realized by creating a web-based interface using D3 JavaScript algorithm that allows the visualization to focus on how data are connected to each other more accurately than the conventional lines of data seen in traditional data representation. …”
    Get full text
    Get full text
    Article
    Save to List
    Saved in:

Search Tools: