Search Results - (( after implementation max algorithm ) OR ( java implication based algorithm ))

  • Showing 1 - 9 results of 9
Refine Results
  1. 1
  2. 2

    Enhancement Of Wifi Indoor Positioning System by Aboodi, Ahed Hussein

    Published 2011
    “…The algorithm calculates the distances from the RSSs col- lected around the area, and checks for an error occurrence after the location estimation is calcu- lated with Least Square Algorithm (LSA). …”
    Get full text
    Get full text
    Thesis
  3. 3

    Antenna design using left-handed materials by Abd. Rahman, Tharek, Abdolee, Reza

    Published 2008
    “…After modeling, the algorithm is implemented in DSP by using C and Code Composer Studio. …”
    Get full text
    Get full text
    Get full text
    Monograph
  4. 4
  5. 5
  6. 6

    A multilayered convolutional sparse coding framework for modeling of pooling operation of convolution neural networks by , Abdul Wahid, Khan, Adnan Umar, , Mukhtarullah, Khan, Sheroz, Shah, Jawad

    Published 2019
    “…We demonstrate that with optimal parameters selected for sparsity of feature maps, the pooling operation (here max pooling) when used layered wise in ML-CSC framework improves the effective dictionaries and resulting feature maps, which in turn improves the reconstruction accuracy of images after multilayered implementation.…”
    Get full text
    Get full text
    Get full text
    Get full text
    Proceeding Paper
  7. 7

    Embedded Artificial Intelligent (AI) To Navigate Cart Follower by Tang, Khai Luen

    Published 2018
    “…The set of parameters used in traingd are lr, max_fail, min_grad, goal, time, and epochs. The final weights and biases generated with the minimum MSE performance after several run is used to train NN in the FPGA together with the structure of NN obtained in Simulink. …”
    Get full text
    Get full text
    Monograph
  8. 8

    Development of low power viterbi decoder on complex programmable logic device platform by Abu, Mohd Azlan

    Published 2018
    “…Consequently, the number of logic gates and the total power consumption of the STTC Viterbi decoder can be reduced by using the new algorithms. The proposed algorithms have been designed and implemented by using MATLAB, Altera Quartus 2 and Altera MAX V CPLD board. …”
    Get full text
    Get full text
    Get full text
    Thesis
  9. 9