Search Results - (( Parallel optimization svm algorithm ) OR ( parallel optimization max algorithm ))*

Search alternatives:

  • Showing 1 - 4 results of 4
Refine Results
  1. 1
    Intelligent classification algorithms in enhancing the performance of support vector machine

    Intelligent classification algorithms in enhancing the performance of support vector machine by Alwan, Hiba Basim, Ku-Mahamud, Ku Ruhana

    Published 2019
    “…This paper presents two intelligent algorithms that hybridized between ant colony optimization (ACO) and SVM for tuning SVM parameters and selecting feature subset without having to discretize the continuous values. …”
    Get full text
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  2. 2
    Improved hybrid teaching learning based optimization-jaya and support vector machine for intrusion detection systems

    Improved hybrid teaching learning based optimization-jaya and support vector machine for intrusion detection systems by Mohammad Khamees Khaleel, Alsajri

    Published 2022
    “…Meanwhile, an improved parallel Jaya (IPJAYA) algorithm was proposed for searching the best parameters (C, Gama) values of SVM. …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:
  3. 3
    Hybrid ANN and Artificial Cooperative Search Algorithm to Forecast Short-Term Electricity Price in De-Regulated Electricity Market

    Hybrid ANN and Artificial Cooperative Search Algorithm to Forecast Short-Term Electricity Price in De-Regulated Electricity Market by Pourdaryaei, Alireza, Mokhlis, Hazlie, Illias, Hazlee Azil, Kaboli, S. Hr. Aghay, Ahmad, Shameem, Ang, Swee Peng

    Published 2019
    “…Finally, the simulation results validated the premise of the proposed hybrid method through enhanced accuracy compared to the results acquired by implementing hybrid support vector machine (SVM) and hybrid ANN optimization methods. © 2013 IEEE.…”
    Get full text
    Get full text
    Article
    Save to List
    Saved in:
  4. 4
    Digital Signal Processor (DSP) Design Using Very Long Instruction Word (VLIW) Architecture

    Digital Signal Processor (DSP) Design Using Very Long Instruction Word (VLIW) Architecture by Lee, Lini @ Lini Lee

    Published 2001
    “…Based on the verification done on Programmable Logic Device (PLO) of MAX 7000s family, the operation can be executed in 40 MIPS (Million instructions per second). …”
    Get full text
    Get full text
    Thesis
    Save to List
    Saved in:

Search Tools: