Search Results - (((( programmes _ array ) OR ( programming model array ))) OR ( programme gtp array ))

FPGA Implementation of Emergency Door Car Entry System by Zaini Sulaiman

Subjects: “…Field programmable gate arrays…”
Get full text

Matlab modeled for real time processing of partial discharge detection using fpga technology with giga hertz data acquisition by Emilliano, Chakrabarty C.K., Basri A., Ramasamy A.K., Devkumar S., Hock G.C., Badjian M.H.

Subjects:

Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array by Vakilian, Vida

“…In this respect, the system is firstly modeled by MATLAB software. After modeling, the algorithm is implemented in DSP. …”
Get full text
Get full text

FPGA simulation of AD converter by using Giga Hertz speed data acquisition for partial discharge detection by Emilliano, Chakrabarty C.K., Basri A., Ramasamy A.K., Ping L.C.

“…Currently, FPGA (Field Programmable Gate Array) technology is being widely used for accelerator control owing to its fast digital processing capability. …”

Implementation of PRINCE algorithm in FPGA by Abbas Y.A., Jidin R., Jamil N., Z'aba M.R., Rusli M.E., Tariq B.

“…Algorithms; Application programs; Cryptography; Field programmable gate arrays (FPGA); Hardware; Hardware security; High speed cameras; Integrated circuit design; Logic Synthesis; Security of data; Throughput; Architectural modeling; Block ciphers; Cryptographic algorithms; Hardware implementations; PRINCE; Software implementation; Very high speed integrated circuits; VHDL; Computer hardware description languages…”

VHDL simulation of reset automatic block, 64 bit latch block, and test complete blocks for PD detection circuit system using FPGA by Emilliano, Chakrabarty C.K., Ghani A.B.A., Ramasamy A.K.

Subjects:

Cellular automation for efficient impulse noise removal and edge detection using graphic processor unit by Jalalian, Afsaneh

“…In order to enhance the performance of the Cellular Automata model, a Graphic Processor Units programming approach has been adopted. …”
Get full text
Get full text

VHDL implementation for measurement of the distance test distribution pattern of the Tri-Axial magnetic probe for the PD detection circuit system by using 3 GHz ADC and FPGA by Emilliano, Chakrabarty C.K., Ghani A.B.A., Ramasamy A.K.

Subjects:

Implimenting Root Raised Cosine (RRC) filter for WCDMA / Nik Azman Nik Hassan by Nik Hassan, Nik Azman

“…The aim of this project is to implementing Root Raised Cosine (RRC) filter for WCDMA on Field Programmable Logic Array (FPGA) using VHDL programming language. …”
Get full text
Get full text

Analysis and performance evaluation of PD-like fuzzy logic controller design based on Matlab and FPGA by Obaid, Zeyad Assi, Sulaiman, Nasri, Marhaban, Mohammad Hamiruce, Hamidon, Mohd Nizar

“…Altera Quartus II and ModelSim simulation program are used to generate the simulation results of the second type. …”
Get full text
Get full text

Design and implementation of a SPI controller for zigbee module by Yong, Min An

“…Lastly, it will be synthesized on the Field Programmable Gate Array (FPGA) technology and further interfaced with CC2420 RF transceiver in this project for wireless data communication. …”
Get full text
Get full text

Multipoint Detection Technique With The Best Clock Signal Closed-Loop Feedback To Prolong FPGA Performance by Soin, Norhayati, Zakaria, Zahriladha, Salim, Sani Irwan, Jaafar, Anuar, Wan Muhamad Hatta, Sharifah Fatmadiana

“…The degradation effect of a field-programmable gate array becomes a significant issue due to the high density of logic circuits inside the field-programmable gate array. …”
Get full text
Get full text
Get full text

A Simple Approach of Space-vector Pulse Width Modulation Realization Based on Field Programmable Gate Array by Sutikno, Tole, Jidin, Auzani, Wong, Jenn Hwa, Nik Idris, Nik Rumzi

“…Employing a field programmable gate array to realize space-vector pulse width modulation is a solution to boost system performance. …”
Get full text
Get full text
Get full text

Division Algorithm Design Using Field Programmable Gate Array by Jaafar, Anuar, Mad Lazim, Muzafirah, Hashim, Nik Mohd Zarifie, Salleh, Azahari, Ja'afar, Abd Shukur

Get full text
Get full text
Get full text

Interactive assistance for teaching C++ array topic to novice learners / Naemah Abdul Wahab, Jamal Othman and Saiful Nizam Warris by Abdul Wahab, Naemah, Othman, Jamal, Warris, Saiful Nizam

“…Initial results show that the learning performance and program comprehension on array C++ topic improved after using the teaching aid.…”
Get full text
Get full text

Two-Step Implementation of Sigmoid Function for Artificial Neural Network in Field Programmable Gate Array by Syahrulanuar, Ngah, Rohani, Abu Bakar, Abdullah, Embong

“…In this paper, a combination of second order nonlinear function (SONF) and differential look-up table (differential LUT) is introduced as a sigmoid function for implementing the artificial neural network (ANN) in field programmable gate array (FPGA). Implementing ANN on FPGA will overcome the slow response for real-time application and portable issues that arise in the software-based ANN. …”
Get full text
Get full text

Implementing wireless monitoring for substations on the field programmable logic arrays (FPGA) by Jidin R., Syuhada Y., Mohd A., Yee L.T.

Subjects: “…Field programmable logic arrays (FPGA)…”

Simple-As-Possible Computer System Development on Field Programmable Gate Array by Lee, Siang Yeek

“…This report presents the project work and results of the Simple-As-Possible (SAP) computer system development on Field Programmable Gate Array (FPGA) project. This project undertaken as fulfilment of the two semesters EEB5034 & EEB5044 Final Year Project course is aimed to develop the first generation of SAP computer (SAP-1) introduced by Albert Paul Malvino on FPGAs for educational purpose. …”
Get full text
Get full text

Design of large built-in self-test programmable logic arrays by Zahari Mohamed Darus, Iftekhar Ahmed

“…This paper presents a way to optimize design of large built-in self-test (BIST) programmable logic arrays (PLAs). These PLAs can be tested at clock speed with function independent test set. …”
Get full text
Get full text

Field programmable gate array based three-phase PWM inverter by Mekhilef, Saad, Rahim, N.A.

“…Its main function is to control the switching sequence of the power devices according to per-loaded instruction. Using Field Programmable Gate Array (FPGA) technology all the functions can be implemented in a single chip. …”
Get full text
Get full text
Get full text