Search Results - (((( programmable same array ) OR ( programmable data array ))) OR ( programmable rate array ))
Search alternatives:
- rate array »
- same »
-
1
Design and implementation of real data fast fourier transform processor on field programmable gates array
Published 2015“…Therefore, and for accurate comparison, this study aims to investigate the most common algorithms of RFFT on the same device and resources used. In this work, the memorybased FFT processor, based on radix-4 FFT algorithm is implemented on Cyclone II Field Programmable Gates Array (FPGA). …”
Get full text
Get full text
Thesis -
2
Concurrent hardware architecture for dual-mode audio steganography processor-based FPGA
Published 2023Article -
3
Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin
Published 2010“…Many of fuzzy control applications require real-time operation; higher density programmable logic devices such as Field Programmable Gate Array (FPGA) can be used to integrate large amounts of logic in a single IC. …”
Get full text
Get full text
Thesis -
4
Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
Published 2006“…The proposed AES Crypto-Processor accelerates the AES algorithm in reconfigurable Field Programmable Gate Arrays (FPGA). The processor design is completely described in hardware description language, VHDL. …”
Get full text
Get full text
Thesis -
5
-
6
Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga)
Published 2002“…This thesis describes the DS-CDMA wireless transmitter design using FPGA (Field Programmable Gate Array), which has been adopted in many wireless access technologies. …”
Get full text
Get full text
Thesis -
7
Fast fourier transform processor implementation for high inputs on field programmable gates array
Published 2018“…Memory-based architecture chosen to use for FFT processors, due to the reduction in the number of butterflies and rotators, as they are reused for different stages of the FFT, were implemented on Cyclone II Field Programmable Gate Arrays (FPGA). Verilog Hardware Description Language (Verilog HDL) and VHDL Languages are used to program the algorithms into the FPGA. …”
Get full text
Get full text
Get full text
Thesis -
8
-
9
Design method to transmit and receive source synchronous signals using source asynchronous
Published 2013“…Penyelesaian yang dicadangkan juga akan membolehkan jarak penghantaran saluran jam yang lebih panjang digunakan. Lower cost Field Programmable Gate Array (FPGA) devices offer limited data rate speed for source synchronous Low-Voltage Differential Signaling (LVDS) Input-Output (IO) interfaces but higher data rate speeds for source asynchronous transceivers channels. …”
Get full text
Get full text
Thesis -
10
Embedded System Real Time Data Acquisition System Using FPGA Technology for Detection and Counting of PD Signal from PICO Pulse Generator
Published 2023“…Artificial intelligence; Cables; Controllers; Data acquisition; Field programmable gate arrays (FPGA); Microcontrollers; Partial discharges; Photonic integration technology; Signal detection; Signal sampling; Underground cables; Direct measurement; Fpga(field programmable gate array); High speed data acquisition system; Partial discharge signal; PIC microcontrollers; Processing capability; Real-time data acquisition systems; Sampling frequencies; Pulse generators…”
Conference Paper -
11
Partial discharge detection system for counting PD signals in high voltage underground cable by using FPGA technology
Published 2023“…Currently, FPGA (Field Programmable Gate Array) technology is being widely used for signal processing and control owing to its fast digital processing capability. …”
Conference paper -
12
Compiler-based prefetching algorithm for recursive data structure
Published 2007“…This best algorithm consists of greedy prefetching and prefetch array algorithms. The proposed algorithm have been implemented and tested in the same environment as existing algorithms and the results shows the better improvement achieved compared from the best algorithm. …”
Get full text
Get full text
Get full text
Thesis -
13
FPGA implementation of MCPFSK modulation for HF data communication
Published 2009Subjects: Get full text
Working Paper -
14
Performance of MIMO DWT for millimeter wave communication system
Published 2019Get full text
Get full text
Get full text
Proceeding Paper -
15
FPGA implementation of log-polar mapping
Published 2010“…In this paper, we try to implement log-polar mapping techniques on Xilinx FPGA (Field Programmable Gate Array) board for unwarping the omnidirectional images into panoramic images to present a wide angle of view by preserving fine output image quality in a higher data compression manner. …”
Get full text
Get full text
Article -
16
Hardware implementation of RC4A stream cipher
Published 2009“…The cipher was designed using Verilog hardware description language and implemented into a single Altera APEXTM 20K200E Field Programmable Gate Array (FPGA).…”
Get full text
Get full text
Get full text
Article -
17
Design and implementation of low complexity OFDM modulator for broadband wireless devices
Published 2017“…This research presents three novel low complexity techniques for reducing CF in OFDM systems followed by an efficient hardware co-simulation implementation of two of these techniques by using a Xilinx system generator on a field programmable gate array (FPGA). The first part of this thesis presents a new subblocks interleaving partial transmit sequence (SBI-PTS) technique having low complexity for reducing the CF in OFDM systems followed by an efficient hardware co-simulation implementation of this technique by using a Xilinx system generator on a field programmable gate array (FPGA). …”
Get full text
Get full text
Get full text
Thesis -
18
Design and development of high performance swa cell design for local DNA sequence alignment
Published 2017“…Moreover, there have been intensive efforts in improving the performance of the sequence alignment process via hardware-based acceleration using the Field Programmable Gate Array (FPGA). This implementation is becoming popular due to the flexibility of the acceleration design, the ability to reduce the execution cycle, parallel computational solutions, and the ability to increase the performance of alignment at the same time. …”
Get full text
Get full text
Thesis -
19
Accelerated Verilog Simulator Using Application Specific Microprocessor
Published 2017“…A functional system, VerCPU, was developed and prototyped on a Field Programmable Gate Array (FPGA) development board. This system was successfully verified and benchmarked against a software-based compiled-code simulator, i.e. …”
Get full text
Get full text
Thesis -
20
DESIGN AND IMPLEMENTATION OF VLSI BASED HARDWARE ACCELERATORS FOR REAL TIME VIDEO IMAGE PROCESSING
Published 2012“…The embedded video image processing with the integrated hardware accelerator edge detection co-processor was integrated with Altera Quartus System-On- a�Programmable-Chip (SOPC). The implementation result shows a field programmable gate arrays (FPGAs) acting as co-processor platforms for user defined co-processor, with real time performance at a frame rate of 30 fps with a resolution of 720 x 480. …”
Get full text
Get full text
Thesis
