Search Results - (((( Programmable game array ) OR ( programmable date array ))) OR ( programmable rate array ))

Assessment Of Pesticide Residues And Heavy Metals As Well As Investigation Of Household Methods For Pesticide Residue Elimination From Imported Date Fruits In Malaysian Market by Ali Ahmeda Saleh Kalefa

Video Game Based on Microcontroller by Ahmad Syaifiq bin Razli, Ahmad Syaifiq

“…In this project, Microcontroller PIC series from Microchip is fully utilized to create a video game dubbed as "Pong". The microcontroller will be designed so it will able to render and control the synchronization of output signal, able to handle control input such as from variable resistor or gamepad and display corresponding output to the Video Graphical Array (VGA) monitor. …”
Get full text

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation by Ismail, Mohd. Izuan

“…The proposed AES Crypto-Processor accelerates the AES algorithm in reconfigurable Field Programmable Gate Arrays (FPGA). The processor design is completely described in hardware description language, VHDL. …”
Get full text
Get full text

Behavioural Codes of Clock Integrated Circuit by Dan, Mohammad Rafi

“…Only then this develop system will be implemented to the Field Programmable Gate Array (FPGA). A FPGA is a semiconductor device containing programmable interconnections. …”
Get full text
Get full text

Design of field programmable gate array-based proportional-integral-derivative fuzzy logic controller with tunable ganin by Obaid, Zeyad Assi

“…Many of fuzzy control applications require real-time operation; higher density programmable logic devices such as Field Programmable Gate Array (FPGA) can be used to integrate large amounts of logic in a single IC. …”
Get full text
Get full text

Design Of Direct Sequence Code Division Multiple Access (Ds-Cdma) Wireless Transmitter Using Field Programmable Gate Array (Fpga) by Osman, Khalid Eltahir Mohamed

“…This thesis describes the DS-CDMA wireless transmitter design using FPGA (Field Programmable Gate Array), which has been adopted in many wireless access technologies. …”
Get full text
Get full text

Implementation of a low complexity peak-to-average power ratio reduction scheme on field programmable gate array by Varahram, Pooria, Mohd Ali, Borhanuddin

“…Here implementation of a proposed PTS on field programmable gate array platform to show the feasibility of the PAPR reduction scheme is carried out. …”
Get full text
Get full text
Get full text

Hardware Implementation Of Modified A5/1 Stream Cipher by Siti Yohana Akmal Mohd Fauzi, Kamaruzzaman Seman, Marinah Othman, Farrah Masyitah Mohd Shuib

FPGA based Twofish Algorithm by Muhammad Imran, Ahmad, Mohd Nazrin, Md Isa, Abdul Halis, Abdul Aziz, Mohd Fisol, Osman

“…This paper presents the architecture of Twofish algorithm implemented with field programmable gate array (FPGA). Twofish is one of the five finalists in AES contest. …”
Get full text

Design and implementation of real data fast fourier transform processor on field programmable gates array by Ahmed, Mohammed Kassim

“…In this work, the memorybased FFT processor, based on radix-4 FFT algorithm is implemented on Cyclone II Field Programmable Gates Array (FPGA). In order to program the FPGA, Verilog Hardware Description Language (Verilog HDL) is used. …”
Get full text
Get full text

Enhancing understanding of programming concepts through physical games by Raja Yusof, Raja Jamilah, Habib, Ahsan

“…We produced in total 10 lesson games to illustrate variables, swapping, arrays, sorting algorithm particularly bubble sort, quicksort, selection sort, graph theory, dynamic programming, amortized analysis and trees. …”
Get full text
Get full text
Get full text

Design method to transmit and receive source synchronous signals using source asynchronous by Ramachandran, Nathan

“…Penyelesaian yang dicadangkan juga akan membolehkan jarak penghantaran saluran jam yang lebih panjang digunakan. Lower cost Field Programmable Gate Array (FPGA) devices offer limited data rate speed for source synchronous Low-Voltage Differential Signaling (LVDS) Input-Output (IO) interfaces but higher data rate speeds for source asynchronous transceivers channels. …”
Get full text
Get full text

Concurrent hardware architecture for dual-mode audio steganography processor-based FPGA by Shahadi H.I., Jidin R., Way W.H.

Digital beamforming implementation of switch-beam smart antenna system by using integrated digital signal processor and field-programmable gate array by Vakilian, Vida

Get full text
Get full text

Partial discharge detection system for counting PD signals in high voltage underground cable by using FPGA technology by Emilliano, Chakrabarty C.K., Ramasamy A.K., Ghani A.B.A.

“…Currently, FPGA (Field Programmable Gate Array) technology is being widely used for signal processing and control owing to its fast digital processing capability. …”

Development And Implementation Of A New Technique For Bert (Bit Error Rate Tester) Using SDR Platform by Hamza, Ekhlas Kadhum

“…Hybrid digital signal processors (DSPs), field programmable gate arrays (FPGAs) and general-purpose processors (GPPs) designs are viable solution for software defined radio (SDR) technology. …”
Get full text
Get full text

FPGA implementation of MCPFSK modulation for HF data communication by Fitri Dewi, Jaswar, Ahmad Zuri, Sha’ameri

Get full text

Embedded System Real Time Data Acquisition System Using FPGA Technology for Detection and Counting of PD Signal from PICO Pulse Generator by Emilliano, Chakrabarty C.K., Basri A., Ramasamy A.K., Suhendi N.

Flood Monitoring Warning System using FPGA / Ahmad Al-Zubir Zulkifly by Zulkifly, Ahmad Al-Zubir

“…The heart of the design is described using Verilog HDL (Hardware Description Language) and implemented in hardware using Field Programmable Gate Array (FPGA). This design is prototyped on Altera`s Cyclone DE2 FPGA board.…”
Get full text
Get full text

Optimized Encoder Architecture for Structured Low Density Parity Check Codes of Short Length by Anggraeni, Silvia, Hussin, Fawnizu Azmadi, Jeoti , Varun

“…The proposed architecture supports the limitation of input/output pins of field programmable gate array using division of information bits. …”
Get full text
Get full text