Text this: Application of Taguchi Method in Optimization of Gate Oxide and Silicide Thickness for 45nm NMOS Device