Text this: A DFT technique for electrical interconnect testing of circuit boards with 3D Stacked SRAM ICs