A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor

This study explores dimensional optimization at different high logic-level voltages for six silicon nanowire transistor (SiNWT)-based static random-access memory (SRAM) cell. This study is the first to demonstrate diameter and length of nanowires with different logic voltage level (Vdd) optimization...

Full description

Bibliographic Details

Main Author:	Hashim, Yasir
Format:	Article
Language:	en en
Published:	American Scientific Publishers 2017
Subjects:	TK Electrical engineering. Electronics Nuclear engineering
Online Access:	http://umpir.ump.edu.my/id/eprint/15045/1/16JNN-12608.pdf http://umpir.ump.edu.my/id/eprint/15045/7/ftech-yasir-2017.pdf http://umpir.ump.edu.my/id/eprint/15045/ https://doi.org/10.1166/jnn.2017.12608
Tags:	Add Tag No Tags, Be the first to tag this record!