Search Results - Assaad, Maher
- Showing 1 - 17 results of 17
-
1
-
2
-
3
CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC by Assaad, Maher
Published 2007Get full text
Get full text
Conference or Workshop Item -
4
20 GB/S REFERENCELESS QUARTER-RATE PLL-BASED CLOCK DATA RECOVERY CIRCUIT IN 130 NM CMOS TECHNOLOGY by Assaad, Maher
Published 2008Get full text
Get full text
Conference or Workshop Item -
5
Ultra low power, harsh environment SOI-CMOS design of temperature-sensor based threshold-detection and wake-up IC by Assaad, Maher
Published 2010Get full text
Get full text
Conference or Workshop Item -
6
-
7
Ultra low power CMOS circuits working in subthreshold regime for high temperature and radiation environments by Boufouss, Elhafed, Francis, Laurent, Gerard, Pierre, Assaad, Maher
Published 2011Get full text
Get full text
Conference or Workshop Item -
8
High Performance Tracking Optimal Linear Matrix Inequality-Fractional-order PI for MIMO Processes by Devan, P. Arun Mozhi, Nagarajapandian, M., Anitha, T., Assaad, Maher, Hussin, Fawnizu Azmadi
Published 2024Get full text
Get full text
Conference or Workshop Item -
9
LMI Based PI Controller Design for a Multivariable System with High-performance Tracking for Non-minimum Phase Systems by Nagarajapandian, M., Devan, P. Arun Mozhi, Anitha, T., Srinivasan, K., Assaad, Maher, Hussin, Fawnizu Azmadi
Published 2024Get full text
Get full text
Conference or Workshop Item -
10
-
11
Design and characterization of multi-color sensor circuit by Assaad, Maher, Yohannes, Israel
Published 2011Get full text
Get full text
Article -
12
Design and characterisation of ultra-low-power SOI-CMOS IC temperature level detector by Assaad, Maher, Boufouss, Elhafed, Gerard, Pierre, Francis, Laurent, Flandre, Denis
Published 2012Get full text
Get full text
Citation Index Journal -
13
A four-colour optical detector circuit by Assaad, Maher, Yohannes, Israel
Published 2013Get full text
Citation Index Journal -
14
Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture by Assaad, Maher, Alser, Mohammed
Published 2012Get full text
Get full text
Citation Index Journal -
15
Design and FPGA Implementation of PLL-based Quarter-rate Clock and Data Recovery Circuit by Alser, Mohammed, Assaad, Maher, Hussin, Fawnizu Azmadi, Bayou, Israel Yohannes
Published 2012Get full text
Get full text
Conference or Workshop Item -
16
-
17
A Miniaturized Metamaterial-Based Dual-Band 4×4 Butler Matrix With Enhanced Frequency Ratio for Sub-6 GHz 5G Applications by ABDULKADIR BELLO SHALLAH, ABDULKADIR BELLO SHALLAH, FARID ZUBIR, FARID ZUBIR, MOHAMAD KAMAL A. RAHIM, MOHAMAD KAMAL A. RAHIM, NOORLINDAWATY MD. JIZAT, NOORLINDAWATY MD. JIZAT, ABDUL BASIT, ABDUL BASIT, MAHER ASSAAD, MAHER ASSAAD, HUDA A. MAJID, HUDA A. MAJID
Published 2024Get full text
Get full text
Get full text
Article
