Implementation of low-cost reconfigurable external mixed-signal VLSI circuit testing system
The optimisation of combined built-in self-test (BIST) and automatic test equipment (ATE) is desirable for complex fabricated chip testing to meet the high fault coverage while preserving acceptable costs. The fault coverage of BIST and ATE plays a significant role, because it can affect the area ov...
Saved in:
Main Authors: | Islam S.Z., Ali M.A.M. |
---|---|
Other Authors: | 55432804400 |
Format: | Article |
Published: |
Institution of Engineers (Australia)
2023
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Hasliza, A. Rahim@Samsuddin, et al.
Published: (2009) -
The performance study of two genetic algorithm approaches for VLSI Macro-Cell layout area optimization
by: Hasliza, A. Rahim@Samsuddin, et al.
Published: (2009) -
SOI based nanowire single-electron transistors: design, simulation and process development
by: Uda Hashim, et al.
Published: (2008) -
Device Characterization of 0.8-µm CMOS Technology
by: Kooh, Roy Jinn Chye
Published: (2000) -
Analysis & design low power multiplier using TSMC 0.18µm CMOS technology
by: Norsaifulrudin Mat Zuki
Published: (2008)