A feasible alternative to fdsoi and finfet: Optimization of w/la2o3/si planar pmos with 14 nm gate-length
Cost effectiveness; Fins (heat exchange); Gate dielectrics; Graphene; High-k dielectric; Low-k dielectric; Silica; Silicon on insulator technology; Silicon oxides; Silicon wafers; Threshold voltage; Voltage scaling; Feasible alternatives; Fin field-effect transistors; Fully depleted silicon-on-insul...
Saved in:
Main Authors: | Mah S.K., Ker P.J., Ahmad I., Zainul Abidin N.F., Ali Gamel M.M. |
---|---|
Other Authors: | 57191706660 |
Format: | Article |
Published: |
MDPI
2023
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Modelling of 14NM gate length La2O3-based n-type MOSFET
by: Mah, S.K., et al.
Published: (2017) -
Modelling of 14NM gate length La2O3-based n-type MOSFET
by: Mah S.K., et al.
Published: (2023) -
Modeling of 14 nm gate length n-Type MOSFET
by: Faizah, Z.A.N., et al.
Published: (2017) -
Modeling of 14 nm gate length n-Type MOSFET
by: Faizah Z.A.N., et al.
Published: (2023) -
Statistical process modelling for 32nm high-K/metal gate PMOS device
by: Maheran, A.H.A., et al.
Published: (2017)