Improved booth encoding for reduced area multiplier
Link to publisher's homepage at http://ieeexplore.ieee.org
Saved in:
Main Authors: | Hussin, R., Ali Yeon, Md Shakaff, Idris, N., Ismail, R.C., Kamarudin, A. |
---|---|
Format: | Article |
Language: | English |
Published: |
Institute of Electrical and Electronics Engineering (IEEE)
2009
|
Subjects: | |
Online Access: | http://dspace.unimap.edu.my/xmlui/handle/123456789/6797 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An efficient modified booth multiplier architecture
by: Razaidi, Hussin
Published: (2012) -
An efficient modified booth multiplier architecture
by: Razaidi, Hussin, et al.
Published: (2012) -
High speed 8-bits x 8-bits Wallace Tree multiplier
by: Tajul Hamimi Harun
Published: (2008) -
Design of High-Speed Multiplier with Optimised Builtinself-Test
by: Wan Hasan, Wan Zuha
Published: (2000) -
Design and realization of a high Speed Multiplier Accumulator (MAC) unit for low power applications
by: Mohd Nazri Md Rejab
Published: (2008)