Cost reduction in bottom-up hierarchical-based VLSI floorplanning designs
From the industrial perspective, floorplanning is a crucial step in the VLSI physical design process as its efficiency determines the quality and the time-to-market of the product. A new perturbation method, called Cull-and-Aggregate Bottom-up Floorplanner (CABF), which consists of culling and aggre...
Saved in:
Main Authors: | Hoo, C.S., Kanesan, J., Ramiah, H. |
---|---|
Format: | Article |
Published: |
John Wiley & Sons
2015
|
Subjects: | |
Online Access: | http://eprints.um.edu.my/13947/ http://onlinelibrary.wiley.com/doi/10.1002/cta.1939/abstract |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Rahim At Samsuddin, H. A., et al.
Published: (2008) -
Network-on-chip floorplanning and application mapping using cross-entropy method
by: Tan, Chee Wei
Published: (2015) -
The non-uniform communication performance of adaptive routing for hierarchical interconnection network for 3D VLSI
by: Miura, Yasuyuki, et al.
Published: (2015) -
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Hasliza, A. Rahim@Samsuddin, et al.
Published: (2009) -
A genetic algorithm approach to VLSI macro cell non-slicing floorplans using binary tree
by: Hasliza, A. Rahim@Samsuddin, et al.
Published: (2009)